

Using the Synopsys® Design Constraints Format Application Note

Version 1.9, September 2011



Copyright and Proprietary Information Notice

© 2022 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <https://www.synopsys.com/company/legal/trademarks-brands.html>. All other product or company names may be trademarks of their respective owners.

Free and Open-Source Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

Contents

| | |
|---------------------------------------|---|
| What's New in This Release | 4 |
| About This Application Note | 5 |
| Customer Support | 7 |

| | |
|--|----------|
| 1. Using the Synopsys Design Constraints Format | 8 |
| About the SDC Format | 8 |
| Specifying the SDC Version | 9 |
| Specifying Units | 10 |
| Specifying Design Constraints | 10 |
| Specifying Design Objects | 12 |
| Specifying Multiple Objects | 13 |
| Specifying Hierarchical Objects | 13 |
| Specifying Buses | 14 |
| Adding Comments | 14 |
| Using the -comment Option | 14 |
| Generating SDC Files | 15 |
| Generating SDC Files From a Synopsys Tool | 15 |
| About the Generated SDC File | 16 |
| Using Synopsys Tools to Validate SDC Files | 18 |
| Reading SDC Files Into a Synopsys Tool | 18 |
| Determining the SDC Version | 18 |
| Determining the Hierarchy Separator Character | 19 |
| Managing Large SDC Files | 19 |

| | |
|--|-----------|
| A. SDC Syntax | 20 |
| General-Purpose Commands | 20 |
| Object Access Commands | 21 |
| Timing Constraints | 22 |
| Environment Commands | 29 |
| Multivoltage and Power Optimization Commands | 32 |

Preface

This preface includes the following sections:

- [What's New in This Release](#)
 - [About This Application Note](#)
 - [Customer Support](#)
-

What's New in This Release

The Synopsys Design Constraints (SDC) format version 2.1 includes the following changes:

- The `set_clock_sense` command is no longer an SDC command in SDC version 2.1. If you have existing scripts use the `set_clock_sense` command, you must either change the command to `set_sense -type clock` or use the `read_sdc -version 2.0` command to read in the script.
- The `set_sense` command is now supported:

```
set_sense
[-type clock | data]
[-non_unate]
[-positive]
[-negative]
[-clock_leaf]
[-stop_propagation]
[-pulse pulse_type]
[-clocks clock_list]
pin_list
```

- The following command options are now supported:

```
set_clock_latency
[-dynamic]
```

```
set_timing_derate
[-static]
[-dynamic]
[-increment]
```

```
set_max_delay
[-ignore_clock_latency]
```

```
set_min_delay  
[-ignore_clock_latency]
```

- The `set_driving_cell -multiply_by` option is no longer supported.

About This Application Note

This application note describes the methodology and commands used to transfer constraint information between Synopsys tools and third-party tools using the SDC format.

SDC version 2.1 was introduced in December 2017. It is the recommended SDC version to use with the following Synopsys tools:

- PrimeTime version H-2012.12 and later releases
- Design Compiler and IC Compiler version H-2013.03 and later releases

Audience

This application note is for engineers who use the SDC format to transfer constraint information between Design Compiler, IC Compiler, or PrimeTime and third-party tools.

Related Publications

For additional information about SDC, see the documentation on SolvNet at the following address:

<https://solvnet.synopsys.com/DocsOnWeb>

You might also want to see the documentation for the following related Synopsys products:

- Design Compiler
- IC Compiler
- PrimeTime

Conventions

The following conventions are used in Synopsys documentation.

| Convention | Description |
|-----------------------|--|
| Courier | Indicates syntax, such as <code>write_file</code> . |
| <i>Courier italic</i> | Indicates a user-defined value in syntax, such as <code>write_file design_list</code> . |
| Courier bold | Indicates user input—text you type verbatim—in examples, such as <code>prompt> write_file top</code> |
| [] | Denotes optional arguments in syntax, such as <code>write_file [-format fmt]</code> |
| ... | Indicates that arguments can be repeated as many times as needed, such as <code>pin1 pin2 ... pinN</code> |
| | Indicates a choice among alternatives, such as <code>low medium high</code> |
| Ctrl+C | Indicates a keyboard combination, such as holding down the Ctrl key and pressing C. |
| \ | Indicates a continuation of a command line. |
| / | Indicates levels of directory structure. |
| Edit > Copy | Indicates a path to a menu command, such as opening the Edit menu and choosing Copy. |

Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

SolvNet includes a knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. SolvNet also gives you access to a wide range of Synopsys online services including software downloads, documentation, and technical support.

To access SolvNet, go to the following address:

<https://solvnet.synopsys.com>

If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.

If you need help using SolvNet, click HELP in the top-right menu bar.

Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a support case to your local support center online by signing in to SolvNet at <https://solvnet.synopsys.com>, clicking Support, and then clicking “Open A Support Case.”
- Send an e-mail message to your local support center.
 - E-mail support_center@synopsys.com from within North America.
 - Find other local support center e-mail addresses at <http://www.synopsys.com/Support/GlobalSupportCenters/Pages>
- Telephone your local support center.
 - Call (800) 245-8005 from within North America.
 - Find other local support center telephone numbers at <http://www.synopsys.com/Support/GlobalSupportCenters/Pages>

1

Using the Synopsys Design Constraints Format

The Synopsys Design Constraints (SDC) format is used to specify the design intent, including the timing, power, and area constraints for a design. SDC is based on the Tool Command Language (Tcl). The Synopsys Design Compiler, IC Compiler, IC Compiler II, and PrimeTime tools use the SDC description to synthesize and analyze a design. In addition, these tools can generate SDC descriptions for and read SDC descriptions from third-party tools.

[Figure 1](#) shows the SDC-based flow for sharing constraint information between Synopsys tools and third-party EDA tools.

Figure 1 SDC-Based Constraint Interface

**Note:**

There are slight differences between the SDC files generated by the Synopsys tools. For more information, see [About the Generated SDC File on page 16](#).

To learn about the SDC-based interface, see the following sections:

- [About the SDC Format](#)
- [Generating SDC Files](#)
- [Reading SDC Files Into a Synopsys Tool](#)
- [Managing Large SDC Files](#)

About the SDC Format

SDC is a Tcl-based format. All commands in an SDC file conform to the Tcl syntax rules.

You use an SDC file to communicate the design intent, including timing and area requirements between EDA tools. An SDC file contains the following information:

- SDC version (optional)
- SDC units (optional)
- Design constraints
- Design objects
- Comments (optional)

Note:

An SDC file does not contain commands to load or link the design. You must perform these tasks before reading an SDC file.

Specifying the SDC Version

SDC version 2.1 was introduced in December 2017. It is the recommended SDC version to use with the following Synopsys tools:

- PrimeTime version H-2012.12 and later releases
- Design Compiler and IC Compiler version H-2013.03 and later releases

If you do not specify a version, Design Compiler, IC Compiler, and PrimeTime assume that the file uses SDC version 2.1 syntax. For a listing of the SDC syntax, see [SDC Syntax](#).

If you are using a third-party EDA tool that requires an earlier version of the SDC format, set the `sdc_version` variable to ensure compatibility with the Synopsys tools.

To specify the SDC version in an SDC file, begin the file with the following command:

```
set sdc_version value
```

Specifying Units

The `set_units` command specifies the units used in the SDC file. You can specify the units for capacitance, resistance, time, voltage, current, and power. For the complete list of options for the `set_units` command, see [SDC Syntax](#).

Specifying Design Constraints

Specify design constraints using constraint commands. You can break up a long command line into multiple lines by using the backslash character (\) to indicate command continuation. The SDC format consists of the constraint commands listed in [Table 1](#).

Note:

The SDC format supports a subset of the command arguments, as compared to the arguments supported by individual tools. For a listing of the SDC arguments, see [SDC Syntax](#). For information about individual tool support, see SolvNet article 015193. For information about validating your SDC file, see [Using Synopsys Tools to Validate SDC Files on page 18](#).

Table 1 SDC Commands

| Type of information | Commands |
|-------------------------|--|
| Operating conditions | <code>set_operating_conditions</code> |
| Wire load models | <code>set_wire_load_min_block_size</code> <code>set_wire_load_mode</code> <code>set_wire_load_model</code> <code>set_wire_load_selection_group</code> |
| System interface | <code>set_drive</code> <code>set_driving_cell</code> <code>set_fanout_load</code> <code>set_input_transition</code> <code>set_load</code> <code>set_port_fanout_number</code> |
| Design rule constraints | <code>set_max_capacitance</code> <code>set_min_capacitance</code> <code>set_max_fanout</code> <code>set_max_transition</code> |

Table 1 *SDC Commands (Continued)*

| Type of information | Commands |
|---|---|
| Timing constraints | create_clock create_generated_clock group_path set_clock_gating_check set_clock_groups set_clock_latency set_sense set_clock_transition set_clock_uncertainty set_data_check set_disable_timing set_ideal_latency set_ideal_network set_ideal_transition set_input_delay set_max_time_borrow set_min_pulse_width set_output_delay set_propagated_clock set_resistance set_timing_derate |
| Timing exceptions | set_false_path set_max_delay set_min_delay set_multicycle_path |
| Area constraints | set_max_area |
| Multivoltage and power optimization constraints | create_voltage_area set_level_shifter_strategy set_level_shifter_threshold set_max_dynamic_power set_max_leakage_power |
| Logic assignments | set_case_analysis set_logic_dc set_logic_one set_logic_zero |

Specifying Design Objects

Most of the constraint commands require a design object as a command argument. SDC supports both implicit and explicit object specification.

If you specify a simple name for an object, the Synopsys tools determine the object type by searching for the object using a prioritized object list. The priority order varies by command and is documented in the tool's man page of each command. This is called implicit object specification.

To avoid ambiguity, explicitly specify the object type by using a nested object access command. For example, if you have a cell in the current instance named U1, the implicit specification is `U1`, while the explicit specification is `[get_cells U1]`.

[Table 2](#) shows the design objects supported by the SDC format and the access commands used for explicit object specification.

Note:

The SDC format supports a subset of the access command syntax, as compared to the syntax supported by individual tools. For a listing of the SDC syntax, see [SDC Syntax](#). For information about individual tool support, see SolvNet article 015193.

Table 2 SDC Design Objects

| Design object | Access command | Description |
|--------------------|---|---|
| design | <code>current_design</code> | A container for cells. A block. |
| clock ¹ | <code>get_clocks</code> <code>all_clocks</code> | A clock in a design. All clocks in a design. |
| port | <code>get_ports</code> <code>all_inputs</code> <code>all_outputs</code> | An entry point to or exit point from a design. All entry points to a design. All exit points from a design. |
| cell | <code>get_cells</code> | An instance of a design or library cell. |
| pin | <code>get_pins</code> | An instance of a design port or library cell pin. |
| net | <code>get_nets</code> | A connection between cell pins and design ports. |
| library | <code>get_libs</code> | A container for library cells. |
| lib_cell | <code>get_lib_cells</code> | A primitive logic element. |
| lib_pin | <code>get_lib_pins</code> | An entry point to or exit point from a lib_cell. |

1. The clock design object includes both standard clocks and generated clocks.

Table 2 SDC Design Objects (Continued)

| Design object | Access command | Description |
|---------------|----------------------------|--------------------------|
| register | <code>all_registers</code> | A sequential logic cell. |

Specifying Multiple Objects

Both the constraint commands and the object access commands follow the Tcl syntax rules. Use a Tcl list or wildcard characters to specify multiple objects. SDC supports the following wildcard characters:

| | |
|---|----------------------------------|
| ? | Matches exactly one character. |
| * | Matches zero or more characters. |

Note:

If you do not specify an object argument for an object access command, SDC interprets the command as if you specified the `*` wildcard character.

Specifying Hierarchical Objects

The reference point for all object specifications is the current instance. By default, the top-level design is the current instance. You can change the current instance by using the `current_instance` command.

Design Compiler and IC Compiler always use a slash (/) as the hierarchy separator. PrimeTime supports a user-defined hierarchy separator (as specified by the `hierarchy_separator` variable), with a slash (/) being the default.

In some cases, the character used to indicate hierarchy levels (the hierarchy separator character) is also used within design object names. This can lead to an ambiguous hierarchy definition within the SDC file.

Note:

The hierarchy definition is never ambiguous within the Synopsys tool, because the search engines within these tools can correctly decode the object names.

The SDC format supports the following characters as hierarchy separator characters: slash (/), at sign (@), caret (^), pound sign (#), period (.), and vertical bar (|). By default, the hierarchy separator is the slash (/).

To create an unambiguous hierarchy definition, the SDC file uses another character as the hierarchy separator character whenever a design uses a slash (/) within object names. Within the SDC file, a nondefault hierarchy separator character is specified either globally,

using the `set_hierarchy_separator` statement, or locally, by using the `-hsc` option on the object access commands.

Specifying Buses

Specify buses using the Verilog-style naming convention *name[index]* and enclose the name in curly braces. For example,

```
create_clock -period 10 [get_clocks {CLK[0]}]
```

Adding Comments

You can add comments to an SDC file either as complete lines or as fragments after a command. To identify a line as a comment, start the line with a pound sign (#). For example,

```
# This is an SDC comment line.
```

Add inline comments using a semicolon to end the command, followed by the pound sign (#) to begin the comment. For example,

```
create_clock -period 10 [get_ports CLK]; # comment fragment
```

Using the -comment Option

To include user-specific comments, use the `-comment` option. The comment string associated with the specific command is written out when you use the `write_sdc` or `write_script` command. The tool issues a message if a comment is too long or the overall allocated storage is reached. The following SDC commands support the `-comment` option:

- - `create_clock`
 - `create_generated_clock`
 - `group_path`
 - `set_clock_groups`
 - `set_false_path`
 - `set_max_delay`
 - `set_min_delay`
 - `set_multicycle_path`

The following example shows how to use the `-comment` option:

```
create_clock -period 10 [get_ports CLK] -comment "for blk1 in Test Mode"
```

Generating SDC Files

You can generate an SDC file in the following ways:

- Using the Synopsys Design Compiler, IC Compiler, or PrimeTime tools
- Using a third-party EDA tool that supports the SDC format
- Writing the file manually

The SDC files generated by Synopsys tools always meet the SDC format requirements. If you generate an SDC file using a third-party tool or by writing the file manually, you should validate the file syntax. For information about validating the file syntax, see [Using Synopsys Tools to Validate SDC Files on page 18](#).

Generating SDC Files From a Synopsys Tool

To generate an SDC file from Design Compiler, IC Compiler, or PrimeTime, use the `write_sdc` command, which writes the constraints for the current design and its hierarchy to the specified file. By default, the `write_sdc` command generates the file with the latest syntax. To generate a file with an earlier SDC version, use the `-version` option with the `write_sdc` command.

When you generate an SDC file, the `write_sdc` command writes the design units, as specified in the main library file, to the SDC file.

The constraints can either be set from a script file or derived through characterization or budgeting. The order of commands in the SDC file does not indicate constraint precedence.

The `write_sdc` command writes the design constraints to the SDC file in expanded format. This means that the generated SDC files contain a command for each constraint attribute that exists on each design object. Each design object is represented by its full hierarchical name and is selected by using the appropriate object access function (see [Table 2 on page 12](#) for a listing of object access functions). Each command line contains all command options; those that are not specified on the design are assigned default values. For information about the expanded format, see [About the Generated SDC File on page 16](#).

Buses that have constraints set on them get expanded when you run the `write_sdc` command. For example, if you use the `set_input_delay` command on a bus, when you run the `write_sdc` command, Design Compiler, IC Compiler, and PrimeTime expands the bus name to all bits of the bus.

Because the constraints are written in expanded format, the size of the SDC file increases proportionately with the number of constraints. In particular, the use of timing exceptions

increases the size of the generated SDC file. For tips about how to use these large files, see [Managing Large SDC Files on page 19](#).

Note:

The commands generated by the `write_sdc` command might differ amongst Synopsys tools. However, the generated commands meet the SDC requirements and capture the same intent.

About the Generated SDC File

Although the SDC file generated by the `write_sdc` command captures the same intent as the constraints you specified, the format of the constraints are not identical to the input format you used. In addition, there are slight differences between the SDC file generated by the different Synopsys tools. For example, assume you enter the following constraint:

```
create_clock -period 100 clk
```

The SDC file generated by Design Compiler represents this constraint as

```
create_clock -period 100 -waveform {0 50} [get_ports {clk}]
```

The SDC file generated by PrimeTime represents this constraint as

```
create_clock -name clk -period 100.000000 \  
-waveform { 0.000000 50.000000 } [get_ports {clk}]
```

The SDC file generated by the `write_sdc` command might differ from the input constraints in the following ways:

- Specification of design objects

- Explicit specification

The SDC file specifies all design objects using object access commands (see [Table 2 on page 12](#) for the listing of object access commands for each design object). Because the argument to the object access commands is a Tcl list, the SDC file expresses the design objects as a Tcl list (either as a list of strings within curly braces (`{}`) or by using the Tcl list command). For example, if you specified clock CLK using the `create_clock -period 10 CLK` command, the corresponding SDC command is (the added text is shown in bold):

```
create_clock -period 10 [get_clocks {CLK}]
```

- Direct specification

Direct specification of a design object uses the object name as the argument to the object access command. You can indirectly specify design objects through use of

the `-of_objects` option of an object access command. The SDC file specifies all objects directly. For example, if you specified port IN1 using the following command,

```
set_input_delay 5 -clock [get_clocks CLK] \  
    [get_ports -of_objects [get_nets n_in1]]
```

the corresponding SDC command is (changed text is shown in bold):

```
set_input_delay 5 -clock [get_clocks {CLK}] [get_ports {IN1}]
```

- Wildcard expansion

The generated SDC file does not include wildcard characters. In some cases, the SDC file includes a separate command for each design object represented by a wildcard specification. In other cases, the SDC file includes a single command with a list of design objects as its argument. For example, if you specified ports IN1, IN2, and IN3 using the following command,

```
set_input_delay 5 -clock [get_clocks CLK] [get_ports IN*]
```

the corresponding SDC commands are (changed text is shown in bold):

```
set_input_delay 5 -clock [get_clocks {CLK}] [get_ports {IN1}]  
set_input_delay 5 -clock [get_clocks {CLK}] [get_ports {IN2}]  
set_input_delay 5 -clock [get_clocks {CLK}] [get_ports {IN3}]
```

If you specified ports IN1, IN2, and IN3 using the following command,

```
set_false_path -from [get_ports IN*]
```

the corresponding SDC command is (changed text is shown in bold):

```
set_false_path -from [get_ports {IN1 IN2 IN3}]
```

- Hierarchy separator character

If the hierarchy separator character is used in an object name, the tool uses a different hierarchy separator character in the SDC file to make the hierarchy definition unambiguous. For example, assume the design contains a cell named U1/U2, where / is part of the cell name and does not indicate hierarchy. To specify a false path on pin A of this cell, you enter the following command:

```
set_false_path -to [get_pins {U1/U2/A}]
```

The corresponding SDC command is (changed text is shown in bold):

```
set_false_path -to [get_pins -hsc "@" {U1/U2@A}]
```

Note:

If you are using a third-party tool that does not support the unambiguous hierarchical names feature of SDC, you can disable this feature by

setting the `sdw_write_unambiguous_names` variable to false. The `write_sdc` command issues a warning if you have set this variable to false.

- Object conversion

In some cases, when you apply a constraint to a cell, the Synopsys tools interpret this as applying the constraint to the cell pins. In these cases, the `write_sdc` command specifies the constraints on the pins, not on the cells. For example, if you use the `set_disable_timing` command on a cell, the Synopsys tools interpret this as setting the `disable_timing` constraint on the cell output pins. Therefore, if you specify the following input constraint,

```
set_disable_timing U1/buf2
```

The following shows the corresponding SDC command whereby the changed text is shown in bold:

```
set_disable_timing [get_pins {U1/buf2/Z}]
```

Using Synopsys Tools to Validate SDC Files

To validate the syntax of an SDC file, use the `read_sdc -syntax_only` command. This command generates warning messages if your SDC file contains unsupported commands or arguments. Fix any reported problems before using the SDC file to share constraint information.

For more information about the `read_sdc` command, see the next section, “[Reading SDC Files Into a Synopsys Tool](#)” and the specific man page.

Reading SDC Files Into a Synopsys Tool

To read an SDC file into Design Compiler, IC Compiler, or PrimeTime, use the `read_sdc` command. For information about SDC file requirements, see [About the SDC Format on page 8](#).

Determining the SDC Version

The `read_sdc` command determines the version of the SDC file in the following ways (listed in order of priority):

1. The `-version` option specified on the `read_sdc` command line
2. The `sdw_version` variable specified in the SDC file
3. The default SDC version, which is the latest available syntax

Determining the Hierarchy Separator Character

The `read_sdc` command determines the hierarchy separator character used in the SDC file in the following ways, listed in order of priority:

1. The `-hsc` option on the object access commands

This option specifies the hierarchy separator character used in that object access command.

2. The `set_hierarchy_separator` statement

This statement specifies the default hierarchy separator character used within the SDC file.

3. The SDC default hierarchy separator (`/`)

Managing Large SDC Files

Because constraints are written in expanded form, the SDC file size can become large. In particular, using wildcard characters to specify timing exceptions can result in large SDC files. One way to reduce the disk space required for an SDC file is to compress the file using the UNIX gzip utility, as shown in [Example 1](#).

If you are using PrimeTime, you can write an SDC file directly to a compressed file by using the `write_sdc` command with the `-compress gzip` option. For example,

```
write_sdc -compress gzip design.sdc.gz
```

Note:

You can use this method only on UNIX platforms with a Tcl-based tool.

Example 1 Tcl Procedure for Writing a Compressed SDC File

```
proc write_sdc_gzip {fname} {  
  sh mknode my_pipe p  
  sh gzip -c < my_pipe > $fname &  
  write_sdc -output my_pipe  
  sh rm my_pipe  
}
```

The `read_sdc` command automatically detects gzip compressed files and uncompresses the files as it reads them. For example,

```
read_sdc design.sdc.gz
```

A

SDC Syntax

The following sections list the commands and arguments supported by SDC version 2.1:

- [General-Purpose Commands](#)
- [Object Access Commands](#)
- [Timing Constraints](#)
- [Environment Commands](#)
- [Multivoltage and Power Optimization Commands](#)

Note:

For information about individual tool support, see SolvNet article 015193.

General-Purpose Commands

Table 3 General-Purpose Commands

| Command | Supported arguments |
|--------------------------------------|---|
| <code>current_instance</code> | <code>[instance]</code> |
| <code>expr</code> | <code>arg1 arg2 ... argn</code> |
| <code>list</code> | <code>arg1 arg2 ... argn</code> |
| <code>set</code> | <code>variable_name value</code> |
| <code>set_hierarchy_separator</code> | <code>separator</code> |
| <code>set_units</code> | <code>[-capacitance cap_units]</code> <code>[-resistance res_unit]</code> <code>[-time time_unit]</code> <code>[-voltage voltage_units]</code> <code>[-current current_unit]</code> <code>[-power power_unit]</code> |

Object Access Commands

Table 4 Object Access Commands

| Command | Supported arguments |
|--|---|
| <code>all_clocks</code> | |
| <code>all_inputs</code> | <code>[-level_sensitive]</code> <code>[-edge_triggered]</code> <code>[-clock clock_name]</code> |
| <code>all_outputs</code> | <code>[-level_sensitive]</code> <code>[-edge_triggered]</code> <code>[-clock clock_name]</code> |
| <code>all_registers</code> (supported only by <code>read_sdc</code>) | <code>[-no_hierarchy]</code> <code>[-hsc separator]</code> <code>[-clock clock_name]</code> <code>[-rise_clock clock_name]</code> <code>[-fall_clock clock_name]</code> <code>[-cells]</code> <code>[-data_pins]</code> <code>[-clock_pins]</code> <code>[-slave_clock_pins]</code> <code>[-async_pins]</code> <code>[-output_pins]</code> <code>[-level_sensitive]</code> <code>[-edge_triggered]</code> <code>[-master_slave]</code> |
| <code>current_design</code> | |
| <code>get_cells</code> | <code>[-hierarchical]</code> <code>[-regexp]</code> <code>[-nocase]</code> <code>-of_objects objects</code> <code>patterns</code> |
| <code>get_clocks</code> | <code>[-regexp]</code> <code>[-nocase]</code> <code>patterns</code> |
| <code>get_lib_cells</code> | <code>[-regexp]</code> <code>[-hsc separator]</code> <code>[-nocase]</code> <code>patterns</code> |

Table 4 *Object Access Commands (Continued)*

| Command | Supported arguments |
|---------------------------|---|
| <code>get_lib_pins</code> | <code>[-regex]</code> <code>[-nocase]</code> <code>patterns</code> |
| <code>get_libs</code> | <code>[-regex]</code> <code>[-nocase]</code> <code>patterns</code> |
| <code>get_nets</code> | <code>[-hierarchical]</code> <code>[-hsc separator]</code> <code>[-regex]</code> <code>[-nocase]</code> <code>-of_objects objects</code> <code>patterns</code> |
| <code>get_pins</code> | <code>[-hierarchical]</code> <code>[-hsc separator]</code> <code>[-regex]</code> <code>[-nocase]</code> <code>-of_objects objects</code> <code>patterns</code> |
| <code>get_ports</code> | <code>[-regex]</code> <code>[-nocase]</code> <code>patterns</code> |

Timing Constraints

Table 5 *Timing Constraints*

| Command | Supported arguments |
|---------------------------|--|
| <code>create_clock</code> | <code>-period period_value</code> <code>[-name clock_name]</code> <code>[-waveform edge_list]</code> <code>[-add]</code> <code>[-comment comment_string]</code> <code>[source_objects]</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|-------------------------------------|---|
| <code>create_generated_clock</code> | <code>[-name clock_name]</code> <code>-source master_pin</code> <code>[-edges edge_list]</code> <code>[-divide_by factor]</code> <code>[-multiply_by factor]</code> <code>[-duty_cycle percent]</code> <code>[-invert]</code> <code>[-edge_shift shift_list]</code> <code>[-add]</code> <code>[-master_clock clock]</code> <code>[-combinational]</code> <code>[-comment comment_string]</code> <code>source_objects</code> |
| <code>group_path</code> | <code>[-name group_name]</code> <code>[-default]</code> <code>[-weight weight_value]</code> <code>[-from from_list]</code> <code>[-rise_from from_list]</code> <code>[-fall_from from_list]</code> <code>[-to to_list]</code> <code>[-rise_to to_list]</code> <code>[-fall_to to_list]</code> <code>[-through through_list]</code> <code>[-rise_through through_list]</code> <code>[-fall_through through_list]</code> <code>[-comment comment_string]</code> |
| <code>set_clock_gating_check</code> | <code>[-setup setup_value]</code> <code>[-hold hold_value]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-high]</code> <code>[-low]</code> <code>[object_list]</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|-----------------------------------|--|
| <code>set_clock_groups</code> | <code>-group clock_list</code> <code>[-logically_exclusive]</code> <code>[-physically_exclusive]</code> <code>[-asynchronous]</code> <code>[-allow_paths]</code> <code>[-name name]</code> <code>[-comment comment_string]</code> |
| <code>set_clock_latency</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-min]</code> <code>[-max]</code> <code>[-source]</code> <code>[-dynamic]</code> <code>[-late]</code> <code>[-early]</code> <code>[-clock clock_list]</code> <code>delay</code> <code>object_list</code> |
| <code>set_sense</code> | <code>[-type clock data]</code> <code>[-non_unate]</code> <code>[-positive]</code> <code>[-negative]</code> <code>[-clock_leaf]</code> <code>[-stop_propagation]</code> <code>[-pulse pulse_type]</code> <code>[-clocks clock_list]</code> <code>pin_list</code> |
| <code>set_clock_transition</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-min]</code> <code>[-max]</code> <code>transition</code> <code>clock_list</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|------------------------------------|--|
| <code>set_clock_uncertainty</code> | <code>[-from from_clock]</code> <code>[-rise_from rise_from_clock]</code> <code>[-fall_from fall_from_clock]</code> <code>[-to to_clock]</code> <code>[-rise_to rise_to_clock]</code> <code>[-fall_to fall_to_clock]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-setup]</code> <code>[-hold]</code> <code>uncertainty</code> <code>[object_list]</code> |
| <code>set_data_check</code> | <code>[-from from_object]</code> <code>[-to to_object]</code> <code>[-rise_from from_object]</code> <code>[-fall_from from_object]</code> <code>[-rise_to to_object]</code> <code>[-fall_to to_object]</code> <code>[-setup]</code> <code>[-hold]</code> <code>[-clock clock_object]</code> <code>value</code> |
| <code>set_disable_timing</code> | <code>[-from from_pin_name]</code> <code>[-to to_pin_name]</code> <code>cell_pin_list</code> |
| <code>set_false_path</code> | <code>[-setup]</code> <code>[-hold]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-from from_list]</code> <code>[-to to_list]</code> <code>-through through_list]</code> <code>[-rise_from rise_from_list]</code> <code>[-rise_to rise_to_list]</code> <code>[-rise_through rise_through_list]</code> <code>[-fall_from fall_from_list]</code> <code>[-fall_to fall_to_list]</code> <code>[-fall_through fall_through_list]</code> <code>[-comment comment_string]</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|-----------------------------------|--|
| <code>set_ideal_latency</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-min]</code> <code>[-max]</code> <code>delay</code> <code>object_list</code> |
| <code>set_ideal_network</code> | <code>[-no_propagate]</code> <code>object_list</code> |
| <code>set_ideal_transition</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-min]</code> <code>[-max]</code> <code>transition_time</code> <code>object_list</code> |
| <code>set_input_delay</code> | <code>[-clock clock_name]</code> <code>[-reference_pin pin_port_name]</code> <code>[-clock_fall]</code> <code>[-level_sensitive]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-max]</code> <code>[-min]</code> <code>[-add_delay]</code> <code>[-network_latency_included]</code> <code>[-source_latency_included]</code> <code>delay_value</code> <code>port_pin_list</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|----------------------------------|--|
| <code>set_max_delay</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-from from_list]</code> <code>[-to to_list]</code> <code>[-through through_list]</code> <code>[-rise_from rise_from_list]</code> <code>[-rise_to rise_to_list]</code> <code>[-rise_through rise_through_list]</code> <code>[-fall_from fall_from_list]</code> <code>[-fall_to fall_to_list]</code> <code>[-fall_through fall_through_list]</code> <code>[-ignore_clock_latency]</code> <code>[-comment comment_string]</code> <code>delay_value</code> |
| <code>set_max_time_borrow</code> | <code>delay_value</code> <code>object_list</code> |
| <code>set_min_delay</code> | <code>[-rise]</code> <code>[-fall]</code> <code>[-from from_list]</code> <code>[-to to_list]</code> <code>[-through through_list]</code> <code>[-rise_from rise_from_list]</code> <code>[-rise_to rise_to_list]</code> <code>[-rise_through rise_through_list]</code> <code>[-fall_from fall_from_list]</code> <code>[-fall_to fall_to_list]</code> <code>[-fall_through fall_through_list]</code> <code>[-ignore_clock_latency]</code> <code>[-comment comment_string]</code> <code>delay_value</code> |
| <code>set_min_pulse_width</code> | <code>[-low]</code> <code>[-high]</code> <code>value</code> <code>[object_list]</code> |

Table 5 *Timing Constraints (Continued)*

| Command | Supported arguments |
|-----------------------------------|---|
| <code>set_multicycle_path</code> | <code>[-setup]</code> <code>[-hold]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-start]</code> <code>[-end]</code> <code>[-from from_list]</code> <code>[-to to_list]</code> <code>[-through through_list]</code> <code>[-rise_from rise_from_list]</code> <code>[-rise_to rise_to_list]</code> <code>[-rise_through rise_through_list]</code> <code>[-fall_from fall_from_list]</code> <code>[-fall_to fall_to_list]</code> <code>[-fall_through fall_through_list]</code> <code>[-comment comment_string]</code> <code>path_multiplier</code> |
| <code>set_output_delay</code> | <code>[-clock clock_name]</code> <code>[-reference_pin pin_port_name]</code> <code>[-clock_fall]</code> <code>[-level_sensitive]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-max]</code> <code>[-min]</code> <code>[-add_delay]</code> <code>[-network_latency_included]</code> <code>[-source_latency_included]</code> <code>delay_value</code> <code>port_pin_list</code> |
| <code>set_propagated_clock</code> | <code>object_list</code> |

Environment Commands

Table 6 *Environment Commands*

| Command | Supported arguments |
|----------------------|--|
| set_case_analysis | <i>value</i> <i>port_or_pin_list</i> Note: <i>value</i> can be 0, 1, rising, or falling. |
| set_drive | [-rise] [-fall] [-min] [-max] <i>resistance</i> <i>port_list</i> |
| set_driving_cell | [-lib_cell <i>lib_cell_name</i>] [-rise] [-fall] [-min] [-max] [-library <i>lib_name</i>] [-pin <i>pin_name</i>] [-from_pin <i>from_pin_name</i>] [-dont_scale] [-no_design_rule] [-clock <i>clock_name</i>] [-clock_fall] [-input_transition_rise <i>rise_time</i>] [-input_transition_fall <i>fall_time</i>] <i>port_list</i> |
| set_fanout_load | <i>value</i> <i>port_list</i> |
| set_input_transition | [-rise] [-fall] [-min] [-max] [-clock <i>clock_name</i>] [-clock_fall] <i>transition</i> <i>port_list</i> |

Table 6 *Environment Commands (Continued)*

| Command | Supported arguments |
|---------------------------------------|---|
| <code>set_load</code> | <code>[-min]</code> <code>[-max]</code> <code>[-subtract_pin_load]</code> <code>[-pin_load]</code> <code>[-wire_load]</code> <code>value</code> <code>objects</code> |
| <code>set_logic_dc</code> | <code>port_list</code> |
| <code>set_logic_one</code> | <code>port_list</code> |
| <code>set_logic_zero</code> | <code>port_list</code> |
| <code>set_max_area</code> | <code>area_value</code> |
| <code>set_max_capacitance</code> | <code>value</code> <code>object_list</code> |
| <code>set_max_fanout</code> | <code>value</code> <code>object_list</code> |
| <code>set_max_transition</code> | <code>[-clock_path]</code> <code>[-data_path]</code> <code>[-rise]</code> <code>[-fall]</code> <code>value</code> <code>object_list</code> |
| <code>set_min_capacitance</code> | <code>value</code> <code>object_list</code> |
| <code>set_operating_conditions</code> | <code>[-library lib_name]</code> <code>[-analysis_typeanalysis_type]</code> <code>[-max max_condition]</code> <code>[-min min_condition]</code> <code>[-max_library max_lib]</code> <code>[-min_library min_lib]</code> <code>[-object_list objects]</code> <code>[condition]</code> |
| <code>set_port_fanout_number</code> | <code>value</code> <code>port_list</code> |

Table 6 *Environment Commands (Continued)*

| Command | Supported arguments |
|--|--|
| <code>set_resistance</code> | <code>[-min]</code> <code>[-max]</code> <code>value</code> <code>net_list</code> |
| <code>set_timing_derate</code> | <code>[-cell_delay]</code> <code>[-cell_check]</code> <code>[-net_delay]</code> <code>[-data]</code> <code>[-clock]</code> <code>[-early]</code> <code>[-late]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-static]</code> <code>[-dynamic]</code> <code>[-increment]</code> <code>derate_value</code> <code>[object_list]</code> |
| <code>set_voltage</code> | <code>[-min min_case_value]</code> <code>[-object_list list_of_power_nets]</code> <code>max_case_voltage</code> |
| <code>set_wire_load_min_block_size</code> | <code>size</code> |
| <code>set_wire_load_mode</code> | <code>mode_name</code> |
| <code>set_wire_load_model</code> | <code>-name model_name</code> <code>[-library lib_name]</code> <code>[-min]</code> <code>[-max]</code> <code>[object_list]</code> |
| <code>set_wire_load_selection_group</code> | <code>[-library lib_name]</code> <code>[-min]</code> <code>[-max]</code> <code>group_name</code> <code>[object_list]</code> |

Multivoltage and Power Optimization Commands

Table 7 *Multivoltage and Power Optimization Commands*

| Command | Supported arguments |
|--|---|
| <code>create_voltage_area</code> | <code>-name name</code> <code>[-coordinate coordinate_list]</code> <code>[-guard_band_x float]</code> <code>[-guard_band_y float]</code> <code>cell_list</code> |
| <code>set_level_shifter_strategy</code> | <code>[-rule rule_type]</code> |
| <code>set_level_shifter_threshold</code> | <code>[-voltage float]</code> <code>[-percent float]</code> |
| <code>set_max_dynamic_power</code> | <code>power</code> <code>[unit]</code> |
| <code>set_max_leakage_power</code> | <code>power</code> <code>[unit]</code> |